











Pipelining the MIPS ISA

- What makes it easy
 - All instructions are the same length (32 bits)
 - Can fetch in the 1st stage and decode in the 2nd stage.
 - Few instruction formats (three) with symmetry across formats
 - Can begin reading register file in 2nd stage.
 - Memory operations occur only in loads and stores
 - Can use the execute stage to calculate memory addresses.
 - Each instruction writes at most one result (i.e., changes the machine state) and does it in the last pipeline stages (MEM or WB).
 - Operands must be aligned in memory so a single data transfer takes only one data memory access.





































- Compared to single-cycle execution
 - Does it take longer to finish each individual instruction?
 - Does it take longer to finish a series of instructions?
 - Is a 10-stage pipeline better than a 5-stage pipeline?





